



Z8VR Serials SKL ULT SYSTEM BLOCK DIAGRAM




Skylake ULT (DISPLAY, eDP)



eDP Panel

Reserve 2 Lane for 4K x 2K


Don't stuff if we use DP to VGA IO



12/25 Change R134, R135 pull-up to +3V_SS



SIO_EXT_SMI#




100k pull-down on PCH side

PCH JTAG
JTAG_TCK,JTAG_TMS
Trace Length < 9000mils

TCK,TMS
Trace Length < 9000mils


MP remove(Intel)



,XDP_TCK1,XDP_TMS
don't need pull up or pull down

XDP_TCK0 R558 Stuff

H_PWRGOOD (50ohm)
Trace Length: 1~11.25 inches




SKL ULT (SIDEBAND) GPIO

H_PECI (50ohm)
If route on microstrip,
Spacing need >18 mils
Trace Length: 2-15 inches

H_PWRGOOD (50ohm)
Trace Length: 1-11.25 inches



Add GPU Power Control Signals



UART2 for RMT




Touch PAD
Touch Screen


HDA






Skylake-U Strapping Table

Pin Name	Strap description	Sampled	Configuration	note
GPP_B14 (SPKR)	Top-Block Swap override	PCH_PWROK	0 = *Disable Top Swap (IPD 20K) 1 = Enable Top Swap Mode	+3V R550 ~1K 4 SPKR
GPP_B18 (GSP10_MOSI)	No reboot	PCH_PWROK	0 = *Disable No Reboot (IPD 20K) 1 = Enable No Reboot Mode	+3V R543 ~1K 4 GSP10_MOSI
GPP_C2 (SMBALERT#)	TLS Confidentiality	RSMRST#	0 = *Disable Intel ME Cryp to TLS (IPD 20K) 1 = Enable Intel ME Cryp to TLS	+3V_S5 R144 ~10K 4 SMBALERT# [7]
GPP_B22 (GSP11_MOSI)	Boot BIOS Strap Bit (BBS)	PCH_PWROK	0 = *SPI (IPD 20K) 1 = LPC	+3V R181 ~1K 4 GSP11_MOSI
GPP_C5 (SML0ALERT#)	eSPI or LPC	RSMRST#	0 = *LPC is selected for EC (IPD 20K) 1 = eSPI selected for EC	+3V_S5 R481 ~1K 4 SML0ALERT# [7]
SPI0_MOSI	Reserved	RSMRST#	(IPU 15 ~ 40K)	
SPI0_MISO	Reserved	RSMRST#	(IPU 15 ~ 40K)	
GPP_B23 (SML1ALERT# /PCHHOT#)	Reserved	RSMRST#	(IPD 20K)	
SPI0_I02	Reserved	RSMRST#	(IPU 15 ~ 40K)	
SPI0_I03	Reserved	RSMRST#	(IPU 15 ~ 40K)	
HDA_SDO / I2S_TXD0	Flash Descriptor Security Override / Intel ME Debug Mode	PCH_PWROK	0 = *Enable security in the Flash Description (IPD 20K) 1 = Disable Flash Descriptor Security (Override)	change location to near CPU to prevent impact HDA_SDO signal +3V_S5 R570 ~1K 4 ME_WRT# [28]
GPP_E19 (DDPB_CTRLDATA)	Display Port B Detected	PCH_PWROK	0 = *Port B is not detected (IPD 20K) 1 = Port B is detected	
GPP_E21 (DDPC_CTRLDATA)	Display Port C Detected	PCH_PWROK	0 = *Port C is not detected (IPD 20K) 1 = Port C is detected	








06




Note: Change Y4 to 38.4 MHz(ESR 30 ohm) for Cannonlake U




1. AHL03003057 DBV CR2032
2. AHL03003003 VDE CR2032


 Quanta Computer Inc. PROJECT : Z8VR	
Size	Document Number
	Skylake 9/10 (PEG/USB/CLK)
Date: Thursday, June 22, 2017	Sheet 6 of 46






only 0ohm option






PLTRST# Buffer




SYSPWOK







--	--	--	--

Skylake ULT (GND)







VREF DQ0 M1 Solution



1uF/10uF 4pcs on each side of connector






12/21 Change JDIM1 footprint to "ddr4-d4ar0-26001-1p52-rvs-smt " for SMT request

[2,4,6,7,8,9,11,14,15,16,17,19,20,21,22,23,24,25,26,27,28,30,31,33,34,37,38,39,40] +3V


[3,5,11,33,40] +1.2VSUS
[11,33] +VDDQ VTT

For EMI RESERVE





Place these Caps near So-Dimm0.


1uF/10uF 4pcs on each side of connector



VREF DQ1 M1 Solution







N16S-GT DID=0x1347 [940M]

ROM_SCLK = Stuff 4.99K pull down
 ROM_G0 = Stuff 4.99K pull down
 STRAP0 = Stuff 48.9K pull up
 STRAP1 = NC
 STRAP2 = NC
 STRAP3 = NC
 STRAP4 = NC
 ROM_SI = VRAM Configuration follow below table

N17S-G1-A1 DID=0x1D10 [1040]

ROM_SI = Stuff 100K pull up
 ROM_S0 = Stuff 48.9K pull up
 ROM_SCLK = Stuff 100K pull up and Stuff 100K pull down
 STRAP0 = VRAM Configuration follow below table
 STRAP1 = VRAM Configuration follow below table
 STRAP2 = Stuff 100K pull down
 STRAP3 = Stuff 100K pull down
 STRAP4 = Stuff 100K pull down
 STRAP5 = Stuff 100K pull down

Note: GC6 2.0 is supported by N16x GPU in the GB28, GB48-128, and GB38-256 packages.

Logical Strap Bit Mapping

	PU-VDD	PD
4.99K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
24.9K	1100	0100
24.9K	1101	0101
30.1K	1101	0110
34.8K	1110	0110
45.3K	1111	0111

N16S-GT/N16V-GM Strapping table

ROM_SI N16S-GT [940M]
 2G Hynix 128Mx16 → 34.8K PD
 2G Micron 128Mx16 → 45.3K PD
 2G Samsung 128Mx16 → 4.99K PU
 4G Hynix 256Mx16 → 30.1K PU Single Rank
 4G Hynix 256Mx16 → 24.9K PU Dual Rank
 4G Micron 256Mx16 → 10K PD
 4G Samsung 256Mx16 → 15K PD

ROM_S0 N16S-GT → 4.99K PD
 ROM_SCLK N16S-GT → 4.99K PD
 STRAP0 N16S-GT → 48.9K PU

GPIO ASSIGNMENTS



GPIO	I/O	PIN	USAGE
0	IN	FB_CLAMP_MON	FB Clamp monitor (GC6 1.0)
0	OUT	GC6_FB_EN	GC6 FB Enable (GC6 2.0)
5	OUT	+3V_MAIN_EN	Enable GC6 +3V_MAIN
6	OUT	FB_CLAMP_REQ#	Active low FB Clamp toggle request (GC6 1.0)
6	IN	DGPU_EVENT#	DGPU EVENT from CPU (GC6 2.0)
8	OUT	VGA_OVTH	ACTIVE LOW THERMAL OVER TEMP
9	OUT	ALERT	ACTIVE LOW THERMAL ALERT
11	OUT	PWR_VID	GPU CORE_VDD PWM Control signal
12	IN	PWR_LEVEL	AC Power detect or power supply overdraw input
13	OUT	PSI	Phase Shedding

N16S-GT VRAM Configuration Table

RAMCFG [3:0]	DESCRIPTION	1.35V DDR5	Vendor	Vendor P/N	ROM_SI	STN B/S
0000 0x0	DDR5 256Mx32, 64bit, 8Gb, 2500MHz		SAMSUNG B-die	K4G80325FB-HC03	PD 4.99K ohm	AKG5SGDT502
0000 0x0	DDR5 256Mx32, 64bit, 8Gb, 3000MHz		SAMSUNG B-die	K4G80325FB-HC28	PD 4.99K ohm	AKG5SGDT518
0001 0x1	DDR5 256Mx32, 64bit, 8Gb, 2500MHz		Micron A-die	MT51J256M32HF-60-A	PD 10K ohm	AKG5SGDTL04
0001 0x1	DDR5 256Mx32, 64bit, 8Gb, 3000MHz		Micron A-die	MT51J256M32HF-70-A	PD 10K ohm	AKG5SGDTL15
0101 0x5	DDR5 256Mx32, 64bit, 8Gb, 2500MHz		HYNIX M-die	H5GCH824MJR-T2C	PD 30.1K ohm	AKG5SGDTW04
0101 0x5	DDR5 256Mx32, 64bit, 8Gb, 3000MHz		HYNIX M-die	H5GCH824MJR-ROC	PD 30.1K ohm	AKG5SGDTW06

N17S-G1-A1 VRAM Configuration Table


RAMCFG [3:0]	DESCRIPTION	1.35V DDR5	Vendor	Vendor P/N	STRAP0	STRAP1	STRAP2	STN B/S
0000 0x0	DDR5 256Mx32, 64bit, 8Gb, 3000MHz		SAMSUNG B-die	K4G80325FB-HC28	PD 100K ohm	PD 100K ohm	PD 100K ohm	AKG5SGDT518
0001 0x1	DDR5 256Mx32, 64bit, 8Gb, 3000MHz		Micron A-die	MT51J256M32HF-70-A	PU 100K ohm	PD 100K ohm	PD 100K ohm	AKG5SGDTL15
0010 0x2	DDR5 256Mx32, 64bit, 8Gb, 3000MHz		HYNIX M-die	H5GCH824MJR-ROC	PD 100K ohm	PU 100K ohm	PD 100K ohm	AKG5SGDTW06





GDDR5 Mode H Mapping		
< 0-31 >	< 32-63 >	Memory
CHD0	CMD16	C5*
CHD1	CMD17	A3 BA3
CHD2	CMD18	A2_BA0
CHD3	CMD19	A4 BA2
CHD4	CMD20	A5 BA1
CHD5	CMD21	WE*
CHD6	CMD22	A7_A8
CHD7	CMD23	A6_A11
CHD8	CMD24	ABI*
CHD9	CMD25	A12_RFU
CHD10	CMD26	A0_A10
CHD11	CMD27	A1_A9
CHD12	CMD28	RAS*
CHD13	CMD29	RST*
CHD14	CMD30	CKE*

DP TO VGA

Power




CPU



Note:



- 1- C1,C3,C4,C5,C11,C16, C21 should be placed close to chip
- 2- C5 should be X5R material
- 3- R6, R7, R8 should be 75 ohm with +/-1%
- 4- Suggest to connect Pin 29 and Pin 30 to PCH SMBUS for debug purpose.
- 5- This configuration is for internal ROM mode and using embedded LDO mode.

VGA




[2,4,6,7,8,9,11,12,14,15,16,17,20,21,22,23,24,25,26,27,28,30,31,33,34,37,38,39,40] +3V
[20,21,23,24,26,30,37] +5V


CRT




LCD CONNECTOR





LCD Power



Touch screen level shift I2C(reserve)



Hall Sensor (HSR)



HDMI

<HDM>


OE_N	DDC_EN	HPD_SINK	Source output	PTN3366 power mode
LOW	HIGH	HIGH	source active	Active mode: DDC active
LOW	LOW	LOW	don't care	Standby mode
HIGH	LOW	don't care	don't care	Ultra low-power mode

From PCH

HDMI-detect

S5 input high


S0



Close connector


Power trace tracking

[2,4,6,7,8,9,11,12,14,15,16,17,19,20,22,23,24,25,26,27,28,30,31,33,34,37,38,39,40]
[19,20,23,24,26,30,37]


+3V
+5V

Inputs	EQ0	Equalization for 3 Gbit/s
short to GND	short to GND	0 dB
short to GND	short to Vcc	2 dB
short to VDD	short to GND	4 dB
short to VDD	short to Vcc	6 dB



21




HDMI connector




EMI




SATA HDD




SATA ODD Connector



ODD Power (SATA)



POA(FPD)





TPM NPCT650 (TPM)

SP@ BOM周邊上NPCT650
A,B,C P/N:AL009655K01(SLB9655TT1.2- FW4.31)
RAMP P/N: AL000650K01 (NPCT650AAAWX)


AL000650K01 :NPCT650AAAWX

TPMM 1.2	AL009655K01
TPMM 2.0	AL000650K01







KEYBOARD (KBC)




KB_BL LED (KBC)




G-sensor (ACS)




TOUCHPAD BOARD CONN (TPD I2C/PS2 co-lay)




CPU FAN (THM)



POWER LED (UIF)



USB Charger to 3.0 (UBC)





	CTL1	CTL2	CTL3	ILIM_SEL
SDP	1	1	1	0
CDP	1	1	1	1
DCP	0	1	1	X

27

RILIM_LO is optional and the ILIM_LO pin may be left unconnected if the following conditions are met:
1. ILIM_SEL is always set high
2. Load Detection - Port Power Management is not used
3. Mouse / Keyboard wake function is not used
If conditions 1 and 2 are met but the mouse / keyboard wake function is also desired, it is recommended to use RILIM_LO < 80.5 kΩ.
The following equation programs the typical current limit:
(1) $I_{OS_typ}(mA) = 50.250 / (RILIM_XX(k\Omega) + 0.1)$
RILIM_XX corresponds to either RILIM_HI or RILIM_LO as appropriate.


USB 3.0 Connector (UB3)







Double Check ADP-In Type


12/22 Change P32 footprint to "00320-0040n-001-4p-1-smt" & reverse Pin1-4 for SW request




REGN MAX voltage 6.5V
 $V_{ILIM} = 20 \times (V_{SRP} - V_{SRN}) = 20 \times I_{chg} \times R_{sr}$
 $= 0.793V$ for 3.965A current limit
 $ILIM = 0.793V$
 $RSR = 0.01ohm$









+2.5VSUS Power Rail For DDR4



10/26 Reserve +2.5V for DDR4 VDDSPD








KBL U-Line - 15W/28W	
U22 (1+1+1 Phase)	U42 (2+1+1 Phase)
Vcore Icc Max : 32A Icc TDC : 21A OCP : 38.4A VCCGT Icc Max : 31A Icc TDC : 18A OCP : 37A VCCSA Icc Max : 4.5A OCP : 10A	Vcore Icc Max : 64A Icc TDC : 42A OCP : 76.8A VCCGT Icc Max : 28A Icc TDC : 12A OCP : 37A VCCSA Icc Max : 5A OCP : 10A

[26,23,24,26,30,31,33,34,36,37,38,39] VIN
 [8] +VCCORE
 [9] +VCCGT
 [27,30,33,34,36,38,39,40] +V_{IN}, 56

VCORE




VCCGT



VCCSA

[20,23,24,29,30,31,33,34,35,37,38,39] VIN
 [5] +VCCSA
 [27,30,33,34,35,38,39,40] +5V_S5



VCCSA

Icc TDC PL2 : 5A

Icc Max : 5A

OCP : 6A

Fsw : 800KHz

VCCSA L/L :

R_DC_LL : 10.3mV/A

R_AC_LL : 10.3mV/A





Quanta Computer Inc.

PROJECT : Z8VR


Size	Document Number	Rev
	VCCSA (ISL95808HRZ-T)	1A
Date:	Thursday, June 22, 2017	Sheet 36 of 46

Check PU high with HW




Thermal protection

Need fine tune
for thermal protect point
Note placement position
TEMP=85C



VIN [20,23,24,29,30,31,33,34,35,36,37,39]
 +VGPU_CORE [14]
 +5V_S5 [27,30,33,34,35,36,39,40]
 +3V [2,4,6,7,8,9,11,12,14,15,16,17,19,20,21,22,23,24,25,26,27,28,30,31,33,34,37,39,40]
 +1V8_AON [14,16,17,39,40]




RT8813DGQW	
PSI	Mode
0V ~ 0.4V	1 Phase DCM
0.8V ~ 1V	1 Phase CCM
1.4V-5.5V	2/3Phase CCM

NV16 Config : B	
R1	20K
R2	20K
R3	2K
R4	18K
R5	0 ohm
C	2.7nF

NV17 Config : Type2+	
R1	6.19K
R2	20.5K
R3	4.32K
R4	16.5K
R5	0.309K
C	4.7nF

N16S-GTR (23W/GDDR5)
 OpenVreg Config : B
 Vboot : 0.9V
 EDP-C: 26.5A
 EDP-P: 53A
 OCP: 74A
 FSW: 300KHz


N17S-G1 (23W/GDDR5)
 OpenVreg Config : Type2+
 Vboot : 0.8V
 EDP-C: 27.9A
 EDP-P: 62.2A
 OCP: 74A
 FSW: 300KHz




Non Deep Sx

CHARGE

Battery







Skylake U Non-Deep Sx Platform Power on sequence




實線表default
虛線表reserve

43





Model	Date	CHANGE LIST
Z8VR REV:A	03/14	First release
Z8VR REV:B	03/16	Change SW3 Footprint to Sw-ds-a40e-4p-smt for SMT issue Remove C460/C461 for 16G memory module can't power on issue Change SPI ROM GGD 16M P/N to GD25B127DSIGR, original PN is EOL
	03/28	according to Intel DG to unstuff R8748,R8749 and R417.
	04/28	label PR23 as sp0(UMA and DIS value are different)
Z8VR REV:C	05/15	Change 0 Ohm to shortpad add EV8 for PQ9002 value that no need to stuff on UMA SKU
	06/01	Change for Power Noise issue 1.Add PC181 with 33uF in +VIN_VCCGT net 2.Change PC210,PC216 from 22 uF to 47 uF 3.Change PC208,PC212 from 22uF to no stuff

 Quanta Computer Inc. PROJECT : Z8VR Change list <small>Rev 1A</small>	DOC NO.	PROJECT MODEL :	Z8VR	APPROVED BY:		DATE:
		PART NUMBER:		DRAWING BY:		REVISION:

